KmilaSample: inferred synchronous ROM
A 16×8 read-only memory pattern every synthesizer recognises as block RAM.
Memories (ROM and RAM)
Infer block RAM and ROM from portable VHDL — no vendor primitives, no macros.
Log in to track your progress.
Sample: single-port RAM with write-first read
32×8 single-port block RAM with the "write-first" read policy — the vendor-friendly template.