How a CPU executes one instruction
Fetch, decode, execute, writeback — the five-stage model and what each stage is physically made of.
A single-cycle 8-bit RISC datapath — four instructions, no pipelining. All the pieces from earlier, assembled.
Log in to track your progress.
Fetch, decode, execute, writeback — the five-stage model and what each stage is physically made of.
An 8-bit CPU with a 16-byte ROM, four registers, and instructions: LOAD, ADD, JUMP, HALT.